Virtual Satellite 4 - FDIR Application
-
Updated
Dec 15, 2022 - Java
Virtual Satellite 4 - FDIR Application
VLSI test project: 4-bit ripple carry adder with random stuck-at fault injection. Supports ATPG-based verification, fault modeling, and simulation for learning and experimentation
Add a description, image, and links to the fault-modeling topic page so that developers can more easily learn about it.
To associate your repository with the fault-modeling topic, visit your repo's landing page and select "manage topics."